Saranyu Chattopadhya

Saranyu is a third-year Ph.D. student at Stanford University. He completed his bachelors in Electronics and Electrical Communication Engineering from Indian Institute of Technology, Kharagpur, India in 2019. He is interested in hardware verification methodologies in both digital and mixed-signal domain. His research currently focuses on systematic and scalable formal verification for hardware accelerators.